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Abstract

y

We have measured the noise of MOS transistors of
the United Technology Microelectronics Center (UTMC) 1.2
pm radiation hardened CMOS P-well process from the weak to
moderate inversion region. The noise power spectral densities
of both NMOS and PMOS devices were measured from 1 KHz
to 50 MHz. The bandwidth was chosen such that the important
components of the spectral densities such as the white thermal
noise and the l/f noise could be easily resolved and analyzed in
detail. The effects of different device terminal DC biases and
channel geometries on the noise are described.
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I. INTRODUCTION
In general, there has been great interest in
understanding the noise characteristics of MOS devices [l] [lo]. For many detector applications, in particular for the
readout of silicon strip detectors [8], a low noise and low
power input device is required for preamplification. Since the
detector (source) impedance is capacitive (of the order 10 - 30
pF), a large ratio of transconductance to total input
capacitance, gm/Cin, is required to minimize the device
thermal noise. Of equal importance, a large transconductance
per unit drain current, g,/ID, is required to minimize the
device power consumption. With these two constraints, one
usually ends up with a device which has a very large width to
length ratio, WIL ( of the order 1000) and operates in the
moderate to weak inversion region. In the literature [l] - [6],
most of the noise measurements presented are for devices
operating in the strong inversion region. In h s paper, we
present noise measurement results of MOS devices with
varying channel length operating in the weak and moderate
inversion regions. The devices were fabricated in a 1.2 pm
radiation hardened CMOS process .
11. EQUIVALENT INPUT NOISE SPECTRAL DENSITY
The total drain current noise power spectral density
can be written as:
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+ 4 kT gmb2 RB + 4 kT gm2 RG
Where

(1)

= the inversion layer thermal noise coefficient
= 2/3 theoretically in saturation for long channel
devices in strong inversion [I 11, [12]
= 1/2theoretically in saturation for long channel
devices in weak inversion
= the drain conductance at VDS= 0
= the device transconductance
= the flicker noise coefficient
= the power of the llf noise term ( =: 1)
= the backgate transconductance
= the bulk resistance
= the resistance of the polysilicon gate and the
gate interconnects.

The above noise equation is the sum of f o u r
components. They are the channel thermal noise, the llf noise,
the bulk resistance thermal noise, and the gate resistance
thermal noise respectively. The value of y in the transition
region (i.e. moderate inversion) between strong and weak
inversion regions is expected to vary gradually from 213
(strong inversion) to 1/2 (weak inversion). The bulk resistance
RB is a three dimensional distributed resistance located under
the chamellinversion layer of the device. The gate resistance
RG is strongly dependent on the gate structure of the device. A
brief description of this resistance for our gate structure is
presented in section 111.
In circuit applications, it is more useful to refer the
noise to the input. Assuming a zero source impedance, this
can be simply done by dividing the above equation by gm2.
Thus, the equivalent input noise power spectral density is
2
1
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where
E

gdo
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.
.
.

= y (1 + 8)

(3.b)
1 + 8= the correction term to take into account the
effect of fixed bulk charges on gm [12]
RB' = the effective bulk noise resistance
gmb2R B .
=~
gm
In these noise measurements, we investigate the dependence of
E , B, a,and RBI on channel lengths, L, channel widths, W,
channel arms, m*drain Source
vDS, and
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bias source to bulk voltages, VSB.The conclusions drawn from
this study should be applicable to devices from other CMOS
processes as well.
It is useful to break the noise expression into two
parts: the thermal noise and the lif noise. The thermal noise
can be rewritten as:

,.

(4)
where
Q = equivalent input thermal noise resistance

1
gm

= E -+ RB' + &.

(5)

This equation is the basis for extracting the thermal noise
parameters as will be described in section IV.

111. TEST STRUCTURES
Special test devices were fabricated for noise
measurement purposes. The test stuctures are a series of
transistors of large WIL (up to 1300:l) and varying channel
length (1.2 ym - 3.2 pm as drawn). Both NMOS and PMOS
devices were fabricated. Their approximate effective channel
- 0.2
length, Leffis Ldrawn - 0.4 pm for I'J?dos and brawn
y m for PMOS. The gate structure of the transistors is of the
interdigitated finger type [lo]. A number of transistors of
different W and L values were chosen so that:
1. there are several transistors with the same WIL but
widely different areas
2. there are transistors of widely varying WIL
3. there are transistors of the same WIL but with L
varying from 1.2 ym - 3.2 pm.
The device WIL ratios are: 399613.2, 266412.2, 133211.2,
133213.2, 88812.2, 66611.7, 44411.2, 532.813.2, 355.212.2,
and 177.611.2.There were 20 devices measured - 10 each for
NMOS and PMOS devices.
As mentioned in section 11, the gate resistance, & of
MOS devices is strongly dependent on the actual gate
structure. For our interdigitated finger gate structure, RGis the
sum or weighted sum of the resistance of the polysilicon gate,
which is distributed in nature, the metal to poly contact
resistances, and the gate interconnect polysilicon resistances
between one gate strip to another. The expression for
can
be written as follows:
N-1
N-2
RI + -Rc
RG =8N2
N2

1
+ -RPG
12N

where
N

= the number of gate strips

R ~ G = the polysilicon gate resistance for each gate
strip

RI

= the interconnect resistance between adjacent
gate strips = 1.72 . (Rpolylsquare)

Rpolylsquare = 20 Qlsquare
RC = the metal to poly contact resistance = 40 Q.

As an example, for the largest device we measured, W/L =
399613.2 and N = 20, Q is q u a l to 7.2 0.

IV. MEASUREMENT METHOD AND SET-UP
A. Spectral density measurement
The noise power spectral densities were measured
using an H p 4195 A spectrum analyzer. Figure 1 shows the
measurement setup. The passive and active electrical
components in the measurement system were chosen and
biased carefully such that there was enough noise bandwidth (1
KHz to 50 MHz) and the noise current at the drain node (or
equivalently the input node of the transimpedance amplifier)
of the DUT was dominated by the noise of the DUT. Batteries
were used as power supply for the biasing circuits of the DUT.
The drain current noise was fed into a discrete
transimpedance amplifier. The resulting noise voltage at the
output of the transimpedance amplifier was further amplified

Fig. 1. Block diagram of the spectral density measurement set-up.
Noise measurement The drain current noise of the device under test
(DUT) is fed into the transimpedance amplifier (switch S opens).
System transfer function measurement: A known signal from the
spectrum analyzer is fed into the input of the DUT. (switch S
closes).
by a gain stage before it was fed into the input of the spectrum
analyzer. If the transimpedance amplifier and the extra gain
stage were noiseless, the resulting display on the spectrum
analyzer screen would be exactly the drain current noise power
spectral density multiplied by a constant gain of the amplifiers
following the DUT.
In reality, one has to subtract in quadrature the noise
of the rest of the system (i.e. the noise due to t h e
transimpedance amplifier, the biasing circuits, and the gain
stage etc.) from the output noise voltage. This extra noise was
measured by remeasuring the output noise voltage with the
DUT turned off. The output noise voltage spectral density was
referred to the input of the DUT (after subtracting the extra
noise from it) by dividing it by the overall gain or transfer
function of the whole system. The transfer function was
measured by feeding a known signal from the spectrum
analyzer into the input of the DUT. This input referred noise
voltage was the input noise power spectral density of the DUT
as described by equation (2). Figure 2 shows a typical spectral
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gate resistance was modeled accurately as described above. The
electrical parameters were measured for each DUT as described
above. The terms gmb/gm and 6 for fixed VDS and VSB are
approximately constant [121. Furthermore, these terms are
proportional to the bulk doping concentration and inversely
proportional to the square root of the reverse bias VSB. Thus,
for fixed VDS and VSB, in moderate inversion, the only term
that varies in equation (5) is E.
For each device, the drain bias current was swept and
Req was plotted as a function of l/gm. Theoretically, for long
channel devices in moderate inversion (i.e. transistion from
strong to weak inversion), the slope E decreases gradually as
1Igm increases. In our measurements, in the moderate
inversion region ( 100 52 s l/gm s 300
the decrease in E
is sufficiently gradual that the measured
as afunction of
l/gm is still well represented by a straight line. We have
therefore fit the data to a linear function to determine the
average value of E in the moderate inversion region. The

a),

1o7

f(H4
Fig. 2. A typical input noise voltage spectral density. This plot
is for NMOS 399613.2, ID = 300 PA, g,,, = 4.1 mA/V, V,S = 2.0 V,
and VSB = 0 V. The spectrum rolls off at about 20 MHz due to the
bandwidth of the set-up.
density plot obtained from the spectrum analyzer. From the
figure, we extracted the white thermal noise and the llf noise.

B. Device electrical parameters measurement

2000

-

The electrical parameters such as gm, gmb, threshold
voltage and I-V characteristics were measured for each DUT
using an HP 4145 B semiconductor parametric analyzer. Only
devices with good I-V characteristics were used for the noise
measurement.

C. Noise data analysis
As shown in equation (5), the equivalent thermal
noise resistance consists of three terms: channel noise
resistance, effective bulk resistance, and gate resistance. The

1000

2000
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4000

5000

lk, (9)

Fig. 4. Equivalent input thermal noise resistance Re, as a
function of llg, with VSB as a parameter for NMOS 399613.2 in
weak inversion (i.e ID = 10 +4 - 60 p.4). VDS = 2.0 V. & = 7.2 52.
The uncertainty in the slope is about 20 %.
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extrapolated y-intercept of this fit line gives an approximate
estimate of the noise due to RG and RBI.

-

- -

V. RESULTS
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A. Thermal noise
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Fig. 3. Equivalent input thermal noise resistance Re, as a
function of llg, with VSB as a parameter for NMOS 3996/3.2 in
moderate inversion (i.e ID = 300 pA - 1.0 mA). VDS = 2.0 V. @ =
7.2 8.The uncertainty in the slope is about 10 %

In this subsection we present a subset of the noise
data collected. At the end of this subsection, we summarize the
noise parameters extracted from all the data ( see Tables I and
11). Figure 3 shows the plots of
VS. l/gm for anNMOS
device in moderate inversion with WIL of 399613.2, VDS =
2.0 V, with VSB as a parameter. For each VSB, the slope of
the curve is the average value of E in moderate inversion. The
slope decreases as VSB increases because the effect of the fixed
bulk charges on gm decreases [12]. Notice that for a given
transconductance, the equivalent input noise resistance drops
by about 50 D as the reverse bias source to bulk voltage VSB
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Table I
Noise parameters for NMOS devices
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Table I1
Noise parameters for PMOS devices
Fig. 5. Equivalent input thermal noise resistance Re, as a
function of llg, with V B as
~ a parameter for PMOS 399613.2 in
moderate inversion (i.e ID = 300 pA - 1 mA). VDS = - 2.0 V.
=
7.2 8.The uncertainty in the slope is about 10 %.
is increased from 0 to > 2 V. This is due to a large reduction
of the effective noise resistance of the well RB' through the
reduction of (gmdgm)'.
Fig. 4 shows the results for the same device in weak
inversion. The slope for VSB = 4 V is equal to 0.5 f 0.1. In
this case, the value of E should be independent of llgm because
the device operates deep in weak inversion. This value of E
with VSB = 4 V approaches that for bipolar devices (E for
bipolar devices = 0.5) because the effect of fixed bulk charges
on g, is largely reduced.
Figs. 5 and 6 show results for a PMOS device with
WIL of 399613.2,VDS = - 2.0 V for moderate and weak
inversion respectively. The slope for moderate inversion is
smaller than that for the NMOS device because the fixed bulk

TFor moderate inversion, the slope is the average value of E; the
measurement error is =: & 10 %. For weak inversion, the slope is
equal to E; the measurement error is = & 20 %.
ttg,b/gm was measured directly using HP 4145 B; the measurement
error is negligible.

charge effect on gm is less for PMOS device since the bulk
doping for PMOS is smaller than that for NMOS.
It is interesting to compare Fig. 3 to Fig. 5. For a
given llgm and IVSBI,
for NMOS is about 25 SZ larger
than that for PMOS because RBIis larger for NMOS due to
the thinner bulk (well) than that for PMOS (substrate).
Tables I and I1 summarize the noise parameters
extracted from all data.For L 2 2.2 pm, the measured slopes
withn the measurement error agree with the long channel
theoretical prediction. The slopes are larger for devices with
channel length L s 1.7 pm which suggest that the hot electron
effects might have become significant [2],[4]-[6].

B. llfnoise

0

1000

2000

3 000

4000

5000
0

Ilg, (8)

Fig. 6. Equivalent input thermal noise resistance Re, as a
function of Ilg, with V,, as a parameter for PMOS 3996l3.2 in
weak inversion (i.e ID = 10 pA - 60 PA). VDS = - 2.0 V. Q = 7.2
9.The uncertainty in the slope is about 20 %.

The low frequency noise spectral densities of these 20
devices ( 10 NMOS's and 10 PMOS's) were also measured.
The coefficients B and a were extracted for each device. Figs. 7
and 8 show B as a function of lI(WLeff) for NMOS and
PMOS devices respectively. These figures clearly show that B
scales with 1 I m f f ) . From figs. 7 and 8 and the values of
CO, for both PMOS and NMOS devices, we calculated the
usual parameters Kf for NMOS and PMOS devices as shown
in the following llf noise expression:

0

808

with sufficient reverse bias soure bulk voltage (IVSBI 2 2 V).
For p-well process, the overall thermal noise for a
given l/gm is better for PMOS devices than that for NMOS
devices. This is due to the lower doping concentration of the
bulk and the thicker bulk material (substrate) for PMOS
devices. In general, it can be concluded that devices which are
not in the well would give better thermal noise performance.
The l/f noise coefficients Kffor this process are very
respectable compared to other CMOS processes. For this
process, the l/f noise coefficient Kf for PMOS devices is
about 10 times smaller than that for NMOS devices.

ACKNOWLEDGEMENT
0.0

1.0

2.0

3.0

Fig. 7. The flicker noise coefficient B as a function of l/(WL,ff)
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